|
GALAXY GALs interfAce for compleX digital sYstem integration | |||
| Home | Partners | Press releases | Goals | Publications |
|
|
|
Alma Mater Studiorum - Università di Bologna via Zamboni 33 40126 Bologna Italy www.unibo.it |
The University of Bologna, created in 1088, is one of the largest in Italy (with more than 100,000 enrolled students). It is one of most active Italian universities in research and technology transfer. At European level, the University was partner in more than 150 EU projects in FP5 and FP6.
The UNIBO research group participating in the project belongs to the Department of Electronics, Computer Science and Systems (DEIS). DEIS is a research-led institute employing about 70 professors, 40 research associates, 90 doctorate students, 40 graduated research assistants, and several visiting researchers. The Department expertise spans the whole range of electronics, communications, computer science and biomedical engineering. The DEIS research group that will be involved in the project is the Multi-Processor System-on-Chip Group (Micrel Lab www-micrel.deis.unibo.it). The research activity of the group deals with the complexity of nanoscale Multi-Processor Systems-on-Chip (MPSoC) design, ranging from architecture-level issues up to parallel software design issues. The communication bottleneck has always been at the core of most research activities, dealing with power, performance and reliability implications of interconnect-dominated highly integrated MPSoCs.
The main achievements of the group have been in the domain of accurate modelling and simulation of MPSoC HW-SW platforms (resulting in the MPSIM virtual platform), in the development and analysis of Network-on-Chip communication architectures and in their crossbenchmarking with state-of-the-art system interconnect fabrics. In particular, the NoC-related activities of the group have led to the development of a mature fully synchronous Network-on-Chip architecture named "xpipes". This was one of the first NoC solutions relying on a complete synthesis flow, from high-level specification all the way to layout generation.
The group has led several research projects (EU IST-ARTIST, IST-ARTIST2, ESPRIT-TTN Hipcom, National PRIN 2005, regional projects LAICA and SUMMIT) and industrial cooperation (with STMicroelectronics, Hewlett-Packard, Freescale Semiconductors) in the following project-related domains: design space exploration support, low-power and resource-aware embedded system design, communication architecture exploration in MPSoCs.
|
Luca Benini
is a Full Professor at the University of Bologna. He also holds a visiting faculty position at the Ecole Polytecnique Federale de Lausanne (EPFL). He
received a Ph.D. degree in electrical engineering from Stanford University in 1997. Dr. Benini's research interests range from multi-processor
systems-on-chip/networks on chip to energy-efficient sensor networks. From there his research interests have spread into the fields of biochips and bioinformatics.
He has published more than 300 papers in peer-reviewed international journals and conferences, three books (the most recent one on Networks on Chips), several
book chapters and two patents. He has been program chair and vice-chair of Design Automation and Test in Europe Conference. He has been a Member of the 2003
MEDEA+ EDA roadmap committee 2003. He is a member of the IST Embedded System Technology Platform Initiative (ARTEMIS): working group on Design
Methodologies, a Member of the Strategic Management Board of the ARTIST2 Network of Excellence on Embedded Systems and a Member of the Advisory group on
Computing Systems of the IST Embedded Systems Unit. |
|
Davide Bertozzi
is Research Associate in the MPSoC research group led by Prof. Benini at University of Bologna. He is also Assistant Professor at University of
Ferrara (Italy). He received his PhD in Electrical Engineering from University of Bologna in 2003.
His research interests concern system level design issues for Multi-Processor Systems-on-Chip, with emphasis on the communication sub-system and on its
interaction with the memory and I/O sub-systems. Most of his research efforts have been devoted to Network-on-Chip design, and he has been technical leader of the
xpipes project. |
![]() |
![]() |
| Last update 21.07.08 16:52 | webmaster@galaxy-project.org |